Resource Efficient LDPC Decoders: From Algorithms to Hardware Architectures

Vikram Arkalgud Chandrasetty, Syed Mahfuzul Aziz

Anno: 2017
Rilegatura: Paperback / softback
Pagine: 190 p.
Testo in English
Dimensioni: 235 x 191 mm
Peso: 520 gr.
  • EAN: 9780128112557
pagabile con 18App pagabile con Carta del Docente

Articolo acquistabile con 18App e Carta del Docente

€ 116,80

€ 126,96

Risparmi € 10,16 (8%)

Venduto e spedito da IBS

117 punti Premium

Disponibile in 5 gg lavorativi

Quantità:
Descrizione
This book takes a practical hands-on approach to developing low complexity algorithms and transforming them into working hardware. It follows a complete design approach - from algorithms to hardware architectures - and addresses some of the challenges associated with their design, providing insight into implementing innovative architectures based on low complexity algorithms. The reader will learn: Modern techniques to design, model and analyze low complexity LDPC algorithms as well as their hardware implementation How to reduce computational complexity and power consumption using computer aided design techniques All aspects of the design spectrum from algorithms to hardware implementation and performance trade-offs