ASIC Design and Synthesis: RTL Design Using Verilog

di Vaibbhav Taraate (Autore)

Springer Verlag, Singapore, 2022

This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.

• Autore: Vaibbhav Taraate
• Editore: Springer Verlag, Singapore
• Anno: 2022
• Rilegatura: Paperback / softback
• Pagine: 330 p.
• Dimensioni: 235 x 155 mm
• EAN: 9789813346444

Testo in English