Designing Digital Computer Systems with Verilog

di David J. Lilja (Autore)

Sachin S. Sapatnekar (Autore)

Cambridge University Press, 2007

This book serves both as an introduction to computer architecture and as a guide to using a hardware description language (HDL) to design, model and simulate real digital systems. The book starts with an introduction to Verilog - the HDL chosen for the book since it is widely used in industry and straightforward to learn. Next, the instruction set architecture (ISA) for the simple VeSPA (Very Small Processor Architecture) processor is defined - this is a real working device that has been built and tested at the University of Minnesota by the authors. The VeSPA ISA is used throughout the remainder of the book to demonstrate how behavioural and structural models can be developed and intermingled in Verilog. Although Verilog is used throughout, the lessons learned will be equally applicable to other HDLs. Written for senior and graduate students, this book is also an ideal introduction to Verilog for practising engineers.

• Autore: David J. Lilja, Sachin S. Sapatnekar
• Editore: Cambridge University Press
• Anno: 2007
• Rilegatura: Paperback / softback
• Pagine: 176 p.
• Dimensioni: 243 x 168 mm
• Peso: 297 gr.
• EAN: 9780521045728

Testo in English