Chiudi

Aggiungi l'articolo in

Chiudi
Aggiunto

L’articolo è stato aggiunto alla lista dei desideri

Chiudi

Crea nuova lista

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability - Pong P. Chu - cover
RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability - Pong P. Chu - cover
Dati e Statistiche
Wishlist Salvato in 0 liste dei desideri
RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability
Attualmente non disponibile
177,44 €
177,44 €
Attualmente non disp.
Chiudi
Altri venditori
Prezzo e spese di spedizione
ibs
177,44 € Spedizione gratuita
disponibile in 7 settimane Non disponibile
Info
Nuovo
Altri venditori
Prezzo e spese di spedizione
ibs
177,44 € Spedizione gratuita
disponibile in 7 settimane Non disponibile
Info
Nuovo
Altri venditori
Prezzo e spese di spedizione
Chiudi

Tutti i formati ed edizioni

Chiudi
RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability - Pong P. Chu - cover
Chiudi

Promo attive (0)

Descrizione


The skills and guidance needed to master RTL hardware design This book teaches readers how to systematically design efficient, portable, and scalable Register Transfer Level (RTL) digital circuits using the VHDL hardware description language and synthesis software. Focusing on the module-level design, which is composed of functional units, routing circuit, and storage, the book illustrates the relationship between the VHDL constructs and the underlying hardware components, and shows how to develop codes that faithfully reflect the module-level design and can be synthesized into efficient gate-level implementation. Several unique features distinguish the book: * Coding style that shows a clear relationship between VHDL constructs and hardware components * Conceptual diagrams that illustrate the realization of VHDL codes * Emphasis on the code reuse * Practical examples that demonstrate and reinforce design concepts, procedures, and techniques * Two chapters on realizing sequential algorithms in hardware * Two chapters on scalable and parameterized designs and coding * One chapter covering the synchronization and interface between multiple clock domains Although the focus of the book is RTL synthesis, it also examines the synthesis task from the perspective of the overall development process. Readers learn good design practices and guidelines to ensure that an RTL design can accommodate future simulation, verification, and testing needs, and can be easily incorporated into a larger system or reused. Discussion is independent of technology and can be applied to both ASIC and FPGA devices. With a balanced presentation of fundamentals and practical examples, this is an excellent textbook for upper-level undergraduate or graduate courses in advanced digital logic. Engineers who need to make effective use of today's synthesis software and FPGA devices should also refer to this book.
Leggi di più Leggi di meno

Dettagli

IEEE Press
2006
Hardback
694 p.
Testo in English
262 x 185 mm
1379 gr.
9780471720928
Chiudi
Aggiunto

L'articolo è stato aggiunto al carrello

Chiudi

Aggiungi l'articolo in

Chiudi
Aggiunto

L’articolo è stato aggiunto alla lista dei desideri

Chiudi

Crea nuova lista

Chiudi

Chiudi

Siamo spiacenti si è verificato un errore imprevisto, la preghiamo di riprovare.

Chiudi

Verrai avvisato via email sulle novità di Nome Autore